





Computer Instruction-Set Design and Implementation DUAL 2-way SUPERSCALAR CORES, and SHARED MEMORY

by Nathan Fisher and Aaron Morder EGR/CS 433 Advanced Computer Engineering Final Lab Project Professor: J T Wunderlich PhD Elizabethtown College, Elizabethtown, PA



Control Logic





Design Goals

- Use Logisim, and everything in the past labs, including two SUPERSCALAR pipelines with Buffer-Register/Latches at the beginning of each pipelined data path, Accumulator Buffer-MACHINE for the machine instruction cycle (FETCH, DECODE, EXECUTE, WAIT), and one shared General Purpose Register. This will all be one CORE.
- 2) Duplicate everything in another CORE
- Add a SHARED MEMORY (RAM) for the CORES to share data 3) through IPC (Inter-Processor Communication)
- 4) Implement the two new instructions OP- CODE=1110 and OP-CODE=1111 in each CORE using the WAIT STATE of pipelines
- Create a non-exhaustive testing methodology to show the full 5)



Register/Latches at the end of each pipelined data path, a FINITE

functioning of your DUAL-CORE SMP 2-WaySuperScalar computer

Main